

Low Overhead Design for Programmable Logic Array with Testability

Wei, Kai-Cheng ; Sheu, J. J. ; Liu, B. D.

Abstract

A new design to reduce the overhead required for a fully testable PLA is proposed. This design rearranges and groups the product lines into partitions. Then, one extra output line per partition is added to make the whole PLA testable. The silicon area overhead required by this design is significantly less than those of previous methods.