English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6486/11658
Visitors : 23428403      Online Users : 218
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/10126

Title: The Implementation and Analysis of an All-digital Phase-locked Loop
Authors: Chen, Po-Yueh;Su, Hung-Lung
Contributors: 資訊工程學系
Keywords: All-digital phase-locked loop (ADPLL);Digitally Controlled oscillator (DCO);Phase and frequency detector (PFD)
Date: 2006-05
Issue Date: 2012-05-03T09:14:52Z
Publisher: 國立高雄海洋科技大學
Abstract: An all-digital phase-locked loop (ADPLL) circuit is presented. The feature of the ADPLL is that its resolution in the phase detector and digitally controlled oscillator (DCO) exactly matches the gate-delay time. With the advances in eep-submicron technologies, the demand for high performance and short time-to-market integrated circuits has dramatically grown recently. The utilization of automated synthesis approach benefits from the standard cell-based design flow and hence implements a user-specified ADPLL within a short time. This paper presents a scheme to overcome the limitations of standard cells and to build up high resolution delay cell and high sensitivity phase and frequency detector (PFD). Since both the design time and design complexity of the ADPLL is greatly reduced, the proposed scheme is very suitable for System-On-Chip (SOC) applications.
Relation: 第四屆微電子技術發展與應用研討會, 國立高雄海洋科技大學, 2009年5月19日
Appears in Collections:[資訊工程學系] 會議論文

Files in This Item:

File SizeFormat
2050401016003.pdf46KbAdobe PDF578View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback