National Changhua University of Education Institutional Repository : Item 987654321/10256
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6491/11663
造访人次 : 24503196      在线人数 : 65
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/10256

题名: Hardware Implementation for a Genetic Algorithm
作者: Chen, Pei-Yin;Chen, Ren-Der;Chang, Yu-Pin;Shieh, Leang-San;Malki, Heidar A.
贡献者: 資訊工程學系
关键词: Field-programmable gate array (FPGA);Genetic algorithm (GA);Intellectual property (IP);Software system;Verilog
日期: 2008-04
上传时间: 2012-05-22T06:12:25Z
出版者: Institute of Electrical and Electronics Engineers
摘要: A genetic algorithm (GA) can find an optimal solution in many complex problems. GAs have been widely used in many applications. A flexible-very-large-scale integration intellectual property for the GA has been proposed in this paper. This algorithm can dynamically perform various population sizes, fitness lengths, individual lengths, fitness functions, crossover operations, and mutation-rate settings to meet the real-time requirements of various GA applications. It can be seen from the simulation results that our design works very well for the three examples running at an 83-MHz clock frequency.
關聯: IEEE Trans. Instrumentation and Measurement, 57(4): 699-705
显示于类别:[資訊工程學系] 期刊論文

文件中的档案:

档案 大小格式浏览次数
index.html0KbHTML486检视/开启


在NCUEIR中所有的数据项都受到原著作权保护.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈