National Changhua University of Education Institutional Repository : Item 987654321/10258
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6491/11663
造访人次 : 24928850      在线人数 : 70
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻


题名: Design of a dynamic pipelined architecture for fuzzy color correction
作者: Jou, Jer-Min;Kuang, Shiann-Rong;Shiau, Yeu-Horng;Chen, Ren-Der
贡献者: 資訊工程學系
关键词: Color correction;Dynamic pipeline;Fuzzy
日期: 2002-12
上传时间: 2012-05-22T06:12:30Z
出版者: Institute of Electrical and Electronics Engineers
摘要: Color correction, which nonlinearly converts the color coordinates of an input device such as the scanner and digital camera into that of an output device such as the color laser printer, is important for multimedia applications. In this work, we present a novel dynamic pipelined VLSI architecture for the fuzzy color correction algorithm (FCC) proposed by Jou et al. (see IEEE Trans. Circuits Syst. I, vol.46, p.773-775, June 1998) to meet the speed requirement of time-critical applications. To promote the performance, the presented architecture is dynamically pipelined with unfixed or run-time determined latencies (or data initiation intervals) and the speculation technique is also applied, then the problems of arduous pipelining, due to the variant execution time of each iteration and slower executing of FCC are solved efficiently. As for data path design, a systematic design methodology of high-level synthesis is used. As a result, a significant (about 2 times) speedup of the dynamic pipelined architecture with a slight hardware overhead relative to the sequential one has been achieved.
關聯: IEEE Trans. Very Large Scale Integration (VLSI) Systems, 10(6): 924-929
显示于类别:[資訊工程學系] 期刊論文


档案 大小格式浏览次数



DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈