資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/10260
|
題名: | Dynamic pipeline design of an adaptive binary arithmetic coder |
作者: | Kuang, Shiann-Rong;Jou, Jer-Min;Chen, Ren-Der;Shiau, Yeu-Horng |
貢獻者: | 資訊工程學系 |
關鍵詞: | Arithmetic coding;Data compression;Dynamic pipeline |
日期: | 2001-09
|
上傳時間: | 2012-05-22T06:12:34Z
|
出版者: | Institute of Electrical and Electronics Engineers |
摘要: | Arithmetic coding is an attractive technique for lossless data compression but it tends to be slow. In this paper, a dynamic pipelined very large scale integration architecture with high performance for on-line adaptive binary arithmetic coding is presented. To obtain a high throughput pipelined architecture, we first analyze the computation flow of the coding algorithm and modify the operations whose data and/or control dependencies cause the difficulties in pipelining. Then, a novel technique called dynamic pipelining is developed to pipeline the coding process with variant (or run-time determined) pipeline latencies (or data initialization intervals) efficiently. As for data path design, a systematic design methodology of high level synthesis and a lower-area but faster fixed-width multiplier are applied, which implement the architecture with a little additional hardware. The dynamic pipelined architecture has been designed and simulated in Verilog HDL, and its layout has also been implemented with the 0.8-μm SPDM CMOS process and the ITRI-CCL cell library. Its simulated compression speeds under working frequencies of 25 and 50 MHz are about 6 and 12.5 Mb/s, respectively. About two times the speedup with 30% hardware overhead relative to the original sequential realisation is achieved. |
關聯: | IEEE Trans. Circuits & Systems, Part II, 48(9): 813-825 |
顯示於類別: | [資訊工程學系] 期刊論文
|
文件中的檔案:
檔案 |
大小 | 格式 | 瀏覽次數 |
index.html | 0Kb | HTML | 689 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|