資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/10263
|
題名: | Investigating the FIFO design styles based on the Balsa synthesis system |
作者: | Chen, Ren-Der;Lee, Che-An;Hsieh, Pei-Hua |
貢獻者: | 資訊工程學系 |
關鍵詞: | Asynchronous;Balsa;FIFO |
日期: | 2011-12
|
上傳時間: | 2012-05-22T06:13:16Z
|
摘要: | In this paper, three asynchronous FIFO design styles, linear, square, and cubic, are investigated based on the Balsa synthesis system. These styles are designed with the key difference being the path by which data travels through the FIFO. The design with shorter path should result in lower latency and higher throughput, but will require more complicated control. All the FIFOs are designed using the Balsa language, and the area cost and simulation time are compared for each FIFO with varying sizes. A tool is also presented for automatic generation of Balsa code for each FIFO. |
關聯: | 2011 International Symposium on Integrated Circuits, ISIC 2011, Singapore, December 12-14, 2011:176-179 |
顯示於類別: | [資訊工程學系] 會議論文
|
文件中的檔案:
檔案 |
大小 | 格式 | 瀏覽次數 |
index.html | 0Kb | HTML | 787 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|