English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6481/11653
Visitors : 23402327      Online Users : 283
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/10264

Title: Comparative design of floating-point arithmetic units using the Balsa synthesis system
Authors: Chen, Ren-Der;Chou, Yu-Cheng;Liu, Wan-Chen
Contributors: 資訊工程學系
Keywords: Asynchronous;Balsa;Floating-point adder/subtractor;Modified Booth algorithm;Multiplier
Date: 2011-12
Issue Date: 2012-05-22T06:13:18Z
Abstract: In this paper, the asynchronous floating-point arithmetic units consisting of adders/subtractors and multipliers are designed and compared based on the Balsa synthesis system. For the critical mantissa multiplication in the multiplier, the modified Booth algorithm (radix 2, 4, and 8) is adopted. A pipelined design of the multiplier is also presented to increase performance. Since the Balsa language is compiled using syntax-directed translation, for the two different if statements and one case statement supported by Balsa, three different description styles have been made for each design. It can be seen from the experimental results how the style affects the area cost and simulation time of the resulting circuit. This gives us a guide to choose appropriate control statements for designing Balsa-based asynchronous circuits.
Relation: 2011 International Symposium on Integrated Circuits, ISIC 2011, Singapore, December 12-14, 2011:172-175
Appears in Collections:[資訊工程學系] 會議論文

Files in This Item:

File SizeFormat
index.html0KbHTML597View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback