National Changhua University of Education Institutional Repository : Item 987654321/10264
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6507/11669
造访人次 : 30085286      在线人数 : 894
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/10264

题名: Comparative design of floating-point arithmetic units using the Balsa synthesis system
作者: Chen, Ren-Der;Chou, Yu-Cheng;Liu, Wan-Chen
贡献者: 資訊工程學系
关键词: Asynchronous;Balsa;Floating-point adder/subtractor;Modified Booth algorithm;Multiplier
日期: 2011-12
上传时间: 2012-05-22T06:13:18Z
摘要: In this paper, the asynchronous floating-point arithmetic units consisting of adders/subtractors and multipliers are designed and compared based on the Balsa synthesis system. For the critical mantissa multiplication in the multiplier, the modified Booth algorithm (radix 2, 4, and 8) is adopted. A pipelined design of the multiplier is also presented to increase performance. Since the Balsa language is compiled using syntax-directed translation, for the two different if statements and one case statement supported by Balsa, three different description styles have been made for each design. It can be seen from the experimental results how the style affects the area cost and simulation time of the resulting circuit. This gives us a guide to choose appropriate control statements for designing Balsa-based asynchronous circuits.
關聯: 2011 International Symposium on Integrated Circuits, ISIC 2011, Singapore, December 12-14, 2011:172-175
显示于类别:[資訊工程學系] 會議論文

文件中的档案:

档案 大小格式浏览次数
index.html0KbHTML793检视/开启


在NCUEIR中所有的数据项都受到原著作权保护.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈