National Changhua University of Education Institutional Repository : Item 987654321/10345
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6507/11669
造访人次 : 29951097      在线人数 : 571
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/10345

题名: A Superscalar Micro-architecture Supporting Aggressive Instruction Scheduling
作者: Chang, Meng-chou;Lai, Feipei
贡献者: 電子工程學系
关键词: Superscalar processor;Instruction scheduling;Boosting;Shadow register file
日期: 1994-03
上传时间: 2012-05-22T06:45:03Z
出版者: 中國工程師學會
摘要: A new micro‐architecture, called IAS‐S, has been found to support boosting efficiently. The new system employs a semantic register and a boosting boundary register to eliminate the dependencies caused by conditional branches. In IAS‐S, there is no dedicated shadow register file. Multilevel boosting is supported without multiple copies of register files. Using a semantic register makes it possible to regard any general‐purpose register in IAS‐S as a sequential register or as a shadow register. Thus, idle registers can be used to help reduce spill code or to relieve storage conflicts. This is a distinct advantage over the dedicated shadow register file scheme, in which idle shadow registers cannot be used for such purposes. Furthermore, the IAS‐S micro‐architecture employs multi‐way jump in conjunction with boosting to reduce the time delays due to frequent control transfers.
關聯: Journal of the Chinese Institute of Engineers, 17(2): 151-167
显示于类别:[電子工程學系] 期刊論文

文件中的档案:

档案 大小格式浏览次数
2050301110001.pdf13KbAdobe PDF496检视/开启


在NCUEIR中所有的数据项都受到原著作权保护.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈