English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6480/11652
Visitors : 20268778      Online Users : 367
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
Login ‧ Upload ‧ Help ‧ About ‧ Administer

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/10353

Title: Enhancing Boosting with Semantic Register in a Superscalar Processor
Authors: Lai, Feipei;Chang, Meng-chou
Contributors: 電子工程學系
Date: 1992-05
Issue Date: 2012-05-22T06:46:02Z
Publisher: ACM New York, NY, USA
Abstract: IAS-S Supports boosting with “semantic register” and boosting boundary register to remove the dependences caused by conditional branches. In IAS-S, there is no dedicated shadow register file, and multiple levels of boosting is supported without multiple copies of register files. Any general-purpose register in IAS-S can be regarded as a sequential register or a shadow register flexibly. Furthermore, multi-way jump mechanism is combined with boosting to reduce the penalty due to frequent control transfers.
Relation: 19th Annual International Symposium on Computer Architecture (ACM SIGARCH Computer Architecture News, 20(4)), 1992年5月19-21日: 430
Appears in Collections:[電子工程學系] 會議論文

Files in This Item:

File SizeFormat
index.html0KbHTML449View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback