National Changhua University of Education Institutional Repository : Item 987654321/10354

English | 正體中文 | 简体中文 | Items with full text/Total items : 6507/11669
Visitors : 29940956 Online Users : 533

RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.

Scope Adv. Search

Login ‧ Upload ‧ Help ‧ About ‧ Administer

NCUEIR > College of Engineering > eedept > Proceedings > Item 987654321/10354

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/10354

Title:	Exploiting Instruction-Level Parallelism with the Conjugate Register File Scheme
Authors:	Chang, Meng-chou;Lai, Feipei;Shang, Rung-ji
Contributors:	電子工程學系
Date:	1992-12
Issue Date:	2012-05-22T06:46:04Z
Publisher:	IEEE Computer Society Press Los Alamitos
Abstract:	This paper proposes a new microarchitecture, called IAS-S, which takes advantage of the Conjugate Register File (CRF) scheme to support speculative execution, such as multi-level boosting and multi-way branch, without incurring excessive hardware overhead. A software technique which integrates register allocation and instruction scheduling has been developed to exploit the conjugate register file. The scheduling-conflict graphis built before the starting of register allocation so that the ability of the instruction scheduler to optimize the instruction sequence will not be severely restricted by the reuse of registers.
Relation:	25th International Symposium on Microarchitecture (sponsored by IEEE and ACM), 1992年12月1-4日: 29-32
Appears in Collections:	[eedept] Proceedings

Files in This Item:

File	Size	Format
index.html	0Kb	HTML	638	View/Open