National Changhua University of Education Institutional Repository : Item 987654321/10376
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6491/11663
Visitors : 24648655      Online Users : 47
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister
NCUEIR > College of Engineering > eedept > Proceedings >  Item 987654321/10376

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/10376

Title: Design of an Asynchronous Pipelined Processor
Authors: Chang, Meng-chou;Shiau, Da-Sen
Contributors: 電子工程學系
Date: 2008-05
Issue Date: 2012-05-22T06:47:29Z
Publisher: IEEE
Abstract: Asynchronous circuits have the potential advantages
of low power consumption, high operating speed, low electromagnetic
emission, no clock skew problem, and robustness
towards variations in temperature, supply voltage and
fabrication process parameters. This paper introduces the
design of an asynchronous pipelined processor, called
AsynRISC, which is implemented by using the asynchronous
hardware description language Balsa. Since asynchronous
logic adopts distributed control scheme, the traditional
methods for handling hazards in synchronous processors can
not be directly applied to asynchronous processors. In this
paper, the methods for dealing with data hazards and control
hazards in AsynRISC are discussed.
Relation: 2008 International Conference on Communications, Circuits and System (ICCCAS 2008), May 25-27, 2008: 1093-1096
Appears in Collections:[eedept] Proceedings

Files in This Item:

File SizeFormat
index.html0KbHTML480View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback