National Changhua University of Education Institutional Repository : Item 987654321/10376
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6507/11669
造访人次 : 30037811      在线人数 : 600
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/10376

题名: Design of an Asynchronous Pipelined Processor
作者: Chang, Meng-chou;Shiau, Da-Sen
贡献者: 電子工程學系
日期: 2008-05
上传时间: 2012-05-22T06:47:29Z
出版者: IEEE
摘要: Asynchronous circuits have the potential advantages
of low power consumption, high operating speed, low electromagnetic
emission, no clock skew problem, and robustness
towards variations in temperature, supply voltage and
fabrication process parameters. This paper introduces the
design of an asynchronous pipelined processor, called
AsynRISC, which is implemented by using the asynchronous
hardware description language Balsa. Since asynchronous
logic adopts distributed control scheme, the traditional
methods for handling hazards in synchronous processors can
not be directly applied to asynchronous processors. In this
paper, the methods for dealing with data hazards and control
hazards in AsynRISC are discussed.
關聯: 2008 International Conference on Communications, Circuits and System (ICCCAS 2008), May 25-27, 2008: 1093-1096
显示于类别:[電子工程學系] 會議論文

文件中的档案:

档案 大小格式浏览次数
index.html0KbHTML634检视/开启


在NCUEIR中所有的数据项都受到原著作权保护.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈