National Changhua University of Education Institutional Repository : Item 987654321/10385
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6507/11669
造访人次 : 30064812      在线人数 : 579
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/10385

题名: Comparison of Two Data Hazard Handling Schemes for Asynchronous Pipelined Processors
作者: Chang, Meng-chou;Shiau, Da-Sen
贡献者: 電子工程學系
关键词: Asynchronous logic;Pipelined processor;Data hazard;Data hazard detection table
日期: 2010-07
上传时间: 2012-05-22T06:47:40Z
出版者: IEEE
摘要: Since asynchronous logic adopts a distributed
control scheme, the traditional methods for handling hazards
in synchronous processors cannot be directly applied to
asynchronous processors. Recently, the data hazard detection
table (DHDT) scheme has been regarded as an effective
method for handling data hazards in asynchronous processors.
In this paper, two asynchronous data hazard handling schemes,
the DHDT scheme and the proposed destination register chain
(DRC) scheme, are compared in terms of performance and
hardware complexity. In order to evaluate these two data
hazard handling schemes, we have used the Balsa
asynchronous synthesis system to implement two asynchronous
pipelined processors, AsynRISC-DHDT and AsynRISC-DRC,
which employ DHDT and DRC, respectively, to deal with data
hazards. Experimental results show that AsynRISC-DRC can
achieve a 13% reduction in hardware area cost and a
performance gain of22 .1% compared with AsynRISC-DHDT.
關聯: The 3rd IEEE International Conference on Computer Science and Information Technology, 2010年7月9-11日, v4: 36-40
显示于类别:[電子工程學系] 會議論文

文件中的档案:

档案 大小格式浏览次数
index.html0KbHTML575检视/开启


在NCUEIR中所有的数据项都受到原著作权保护.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈