English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6481/11653
Visitors : 23420010      Online Users : 284
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/10387

Title: Design of a Two-Phase Adiabatic Content-Addressable Memory
Authors: Chang, Meng-chou;Kuo, Yen-Ting
Contributors: 電子工程學系
Keywords: Content-addressable memory (CAM);adiabatic logic;adiabatic CAM
Date: 2011-06
Issue Date: 2012-05-22T06:47:42Z
Publisher: Springer
Abstract: This paper presents the design of a two-phase adiabatic CAM, which achieves low-power dissipation by employing adiabatic operation and two-step data matching. The proposed adiabatic CAM can recycle the charge on match lines and keep the voltage drop between the power clocks and the output nodes close to zero during the charging/discharging process, leading to lower power dissipation. Also, the match-line in each CAM word is partitioned into two segments, and the second segment is selectively charged/discharged according to the match result of the first segment. If the match result of the first word segment is mismatch, the charging/discharging of the second segment of the match-line will be eliminated, further reducing the power dissipation. Simulation results show that the proposed two-phase adiabatic CAM with 64 words�144 bits can achieve a power reduction of 16.9% compared to the traditional single-phase adiabatic CAM at an operating frequency of 500 MHz.
Relation: 2011 International Conference on Electric and Electronics (EEIC2011), EEIC, Nanchang, China, 2011年6月20-22日
Appears in Collections:[電子工程學系] 會議論文

Files in This Item:

File SizeFormat
index.html0KbHTML554View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback