English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6507/11669
造訪人次 : 30033508      線上人數 : 558
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋

請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/10843

題名: A Multiplier Based on the Algorithm of Chinese Abacus
作者: Lin, Chien-Hung;Yi, Shu-Chung;Chen, Jin-Jia
貢獻者: 電機工程學系
關鍵詞: Braun array multiplier;Chinese abacus multiplier;Fast multiplier
日期: 2009-01
上傳時間: 2012-06-04T08:35:17Z
摘要: A 4x4 and 8x8 bit multiplier is demonstrated based on the Chinese abacus. As comparing the simulation result of this work with the speed of the 4x4 and 8x8 bits Braun array multiplier, the delays of the 8-bit abacus multiplier are 14% and 7.5% less than that of Braun array multiplier with 0.35μm and 0.18μm technologies, respectively. Meanwhile, the power consumption of the 8-bit abacus multiplier is, respectively, less about 11.9% and 22.3% also.
關聯: WSEAS Transactions on Electronics, 6(1): 11-22
顯示於類別:[電機工程學系] 期刊論文

文件中的檔案:

檔案 大小格式瀏覽次數
index.html0KbHTML640檢視/開啟


在NCUEIR中所有的資料項目都受到原著作權保護.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋