English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6481/11653
Visitors : 22666658      Online Users : 169
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/10888

Title: A Low-Power Efficient Direct Digital Frequency Synthesizer Based on New Two-Level Lookup Table
Authors: Yi, S.-C.;Lee, K.-T.;Chen, Jin-Jia;Lin, C.-H.
Contributors: 電機工程學系
Keywords: DDFS;Low power;VLSI;Frequency;Synthesizer
Date: 2006-05
Issue Date: 2012-06-04T09:11:24Z
Publisher: IEEE
Abstract: This workpresents a low power direct digitalfrequency synthesizer (DDFS) by using a new two-level lookup table algorithm. The algorithm uses trigonometric double angle formula to divide ROM lookup table into two parts. The ROM size of the proposed architecture is 25% less than
that of conventional two-level table. The hardware complexity of the new DDFS architecture compared to the traditional two-level table DDFS can be omitted one multiplier. A synthesized 0.35-pm DDFS with a SFDR of - 80dB, runs up to 100MHz and consumes 81-mW at 3.0v.
The power efficiency is 0.81-m W/MHz, which represents an enhancement of more than 38% compared to the conventional DDFS.
Relation: 2006 IEEE Canadian Conference on Electrical and Computer Engineering, Ottawa, Canada, May 7-10, 2006: 68-71
Appears in Collections:[電機工程學系] 會議論文

Files in This Item:

File SizeFormat
index.html0KbHTML447View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback