National Changhua University of Education Institutional Repository : Item 987654321/10888
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6491/11663
造訪人次 : 25168388      線上人數 : 68
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋

請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/10888

題名: A Low-Power Efficient Direct Digital Frequency Synthesizer Based on New Two-Level Lookup Table
作者: Yi, S.-C.;Lee, K.-T.;Chen, Jin-Jia;Lin, C.-H.
貢獻者: 電機工程學系
關鍵詞: DDFS;Low power;VLSI;Frequency;Synthesizer
日期: 2006-05
上傳時間: 2012-06-04T09:11:24Z
出版者: IEEE
摘要: This workpresents a low power direct digitalfrequency synthesizer (DDFS) by using a new two-level lookup table algorithm. The algorithm uses trigonometric double angle formula to divide ROM lookup table into two parts. The ROM size of the proposed architecture is 25% less than
that of conventional two-level table. The hardware complexity of the new DDFS architecture compared to the traditional two-level table DDFS can be omitted one multiplier. A synthesized 0.35-pm DDFS with a SFDR of - 80dB, runs up to 100MHz and consumes 81-mW at 3.0v.
The power efficiency is 0.81-m W/MHz, which represents an enhancement of more than 38% compared to the conventional DDFS.
關聯: 2006 IEEE Canadian Conference on Electrical and Computer Engineering, Ottawa, Canada, May 7-10, 2006: 68-71
顯示於類別:[電機工程學系] 會議論文

文件中的檔案:

檔案 大小格式瀏覽次數
index.html0KbHTML520檢視/開啟


在NCUEIR中所有的資料項目都受到原著作權保護.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋