English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6481/11653
Visitors : 22961896      Online Users : 199
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/10889

Title: The New Architecture of Radix-4 Chinese Abacus Adder
Authors: Yi, S.-C.;Lee, K.-T.;Chen, Jin-Jia;Lin, C.-H.;Wang, C.-C.;Hsieh, C.-F.;Lu, C.-Y.
Contributors: 電機工程學系
Date: 2006-05
Issue Date: 2012-06-04T09:11:28Z
Publisher: IEEE Computer Society
Abstract: In this paper, we present a new architecture of Chinese abacus adder. As high radix of adder may reduce the number of carry propagation, the proposed Chinese abacus adder may achieve high-speed operation. The simulation results of our work are compared with CLA (Carry Look-ahead) adder. The delay of the 8-bit abacus adders are 22%, 17%, and 14% less than those of CLA adders for 0.35�m, 0.25�m, and 0.18�m technologies, respectively. The power consumption of the abacus adders are 30%, 34%, and 60% less than those of CLA adders for 0.35�m, 0.25�m, and 0.18�m technologies, respectively. The use of Chinese abacus approach results a competitive technique with respect to conventional fast adder.
Relation: 36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006, Singapore, May 17-20, 2006: 12
Appears in Collections:[電機工程學系] 會議論文

Files in This Item:

File SizeFormat
index.html0KbHTML492View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback