English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6491/11663
Visitors : 24750973      Online Users : 51
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/10903

Title: Low Power Adders Design for Portable Video Terminal
Authors: Lin, Chien-Hung;Yi, Shu-Chung;Chen, Jin-Jia
Contributors: 電機工程學系
Keywords: Full adders;Low power adders;Portable video terminal
Date: 2008-08
Issue Date: 2012-06-04T09:13:38Z
Publisher: IEEE
Abstract: Many low power CMOS 1-bit full adder cells, formed by transmission gates, have been presented recently. However, the performance of
low power adders, directly formed by those 1-bit full adder cells, is not the best. This paper presents a new tapered transmission gate that
decreases the propagation delay in the carry chains without increasing power consumption. The design provides an alternative and
complementary solution for decreasing the carry propagation delay in low power cell, particularly for those cases where chains of
transmission gates are used.
Relation: International Conference on Intelligent Information Hiding and Multimedia Signal Processing, Aug. 15-17, 2008: 651-654
Appears in Collections:[電機工程學系] 會議論文

Files in This Item:

File SizeFormat

All items in NCUEIR are protected by copyright, with all rights reserved.


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback