English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6481/11653
Visitors : 23382984      Online Users : 278
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/11665

Title: Using the charge recycling technique for low power PLA design
Authors: Xiao, C.-T.;Wei, Kai-Cheng
Contributors: 資訊工程系
Date: 2010-04
Issue Date: 2012-06-18T02:34:54Z
Publisher: IEEE
Abstract: This paper presents a new low-power charge-recycling dynamic programmable logic array (PLA). The charge recycling PLA reduces the power consumption in product lines by recycling the previously used charge. The proposed dynamic PLA, product lines swing voltage is lowered by the charge recycling circuit between on adjacent product lines. Power consumption in product lines can be reduced theoretically to half by the proposed charge-recycling techniques. The simulation results show that the proposed scheme reduces delay by 38.7%, power by 17.4% and total power delay product (PDP) by 49.4% compared to the conventional PLA in a 0.35μm CMOS process technology.
Relation: 2010 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2010, Hsin Chu, April 26-29, 2010
Appears in Collections:[資訊工程學系] 會議論文

Files in This Item:

File SizeFormat
index.html0KbHTML480View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback