資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/11665
|
| 題名: | Using the charge recycling technique for low power PLA design |
| 作者: | Xiao, C.-T.;Wei, Kai-Cheng |
| 貢獻者: | 資訊工程系 |
| 日期: | 2010-04
|
| 上傳時間: | 2012-06-18T02:34:54Z
|
| 出版者: | IEEE |
| 摘要: | This paper presents a new low-power charge-recycling dynamic programmable logic array (PLA). The charge recycling PLA reduces the power consumption in product lines by recycling the previously used charge. The proposed dynamic PLA, product lines swing voltage is lowered by the charge recycling circuit between on adjacent product lines. Power consumption in product lines can be reduced theoretically to half by the proposed charge-recycling techniques. The simulation results show that the proposed scheme reduces delay by 38.7%, power by 17.4% and total power delay product (PDP) by 49.4% compared to the conventional PLA in a 0.35μm CMOS process technology. |
| 關聯: | 2010 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2010, Hsin Chu, April 26-29, 2010 |
| 顯示於類別: | [資訊工程學系] 會議論文
|
文件中的檔案:
| 檔案 |
大小 | 格式 | 瀏覽次數 |
|---|
| index.html | 0Kb | HTML | 749 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|
