English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6507/11669
造訪人次 : 29927894      線上人數 : 472
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋

請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/11684

題名: Antennas in silicon integrated circuits
作者: Wu, Hsin-Ta;Lerdsitsomboon, Wuttichai;Shim, Dongha;Wu, Chieh-Lin;Yun, Yang-Hun;Lin, Jau-Jr;Yu, Su;Cao, Changhua;Ding, Yanping;Seok, Eun-Young;Kenneth, K. O.
貢獻者: 電機工程學系
關鍵詞: μnode;Bond wire antenna;Dipole;Monopole;On-chip antenna;Patch antenna;Single chip radio
日期: 2009-01
上傳時間: 2012-06-18T02:37:51Z
摘要: At 24 GHz, communication range of 10 m is possible using on-chip antennas. Antenna efficiency of 25% is achieved by thinning the substrate to ~50 ¿m. At 5.8 GHz, using a pair of 6-mm long monopoles, communication range of more than 30 m can be achieved. On-chip antennas can be integrated with RF circuits in CMOS for general purpose communication. At frequencies above ~200 GHz, it becomes practical to integrate a patch antenna. A bond wire antenna has efficiency of ~15% at ~60 GHz.
關聯: 2009 IEEE International Symposium on Radio-Frequency Integration Technology, Dec. 11-Jan. 9, 2009: 170-173
顯示於類別:[電機工程學系] 會議論文

文件中的檔案:

檔案 大小格式瀏覽次數
index.html0KbHTML881檢視/開啟


在NCUEIR中所有的資料項目都受到原著作權保護.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋