資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/14018
|
題名: | Low-Leakage and Low-Power Implementation of High-Speed Logic Gates |
作者: | Wu, Tsung-Yi;Lu, Liang-Ying |
貢獻者: | 電子工程學系 |
關鍵詞: | Dual value logic;Leakage current;Pass-transistor logic gate;Standard cell;Transmission gate |
日期: | 2009
|
上傳時間: | 2012-09-10T02:49:09Z
|
出版者: | Oxford University Press |
摘要: | In this paper, we propose novel transmission-gate-based (TG-based) AND gates, TG-based OR gates, and pass-transistor logic gates that have new structures and have lower transistor counts than those proposed by other authors. All our proposed gates operate in full swing and have less leakage currents and shorter delays than conventional CMOS gates. Compared with the conventional 65 nm CMOS gates, our proposed 65 nm gates in this paper can improve leakage currents, dynamic power consumption, and propagation delays by averages of 42.4%, 8.1%, and 13.5%, respectively. Logic synthesizers can use them to facilitate power reduction. The experimental results show that a commercial power optimization tool can further reduce the leakage current and dynamic power up to 39.85% and 18.69%, respectively, when the standard cell library used by the tool contains our proposed gates. |
關聯: | IEICE Transactions on Electronics, E92-C(4): 401-408 |
顯示於類別: | [電子工程學系] 期刊論文
|
文件中的檔案:
檔案 |
大小 | 格式 | 瀏覽次數 |
2050300610002.pdf | 25Kb | Adobe PDF | 515 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|