English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6498/11670
Visitors : 26029231      Online Users : 173
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/14018

Title: Low-Leakage and Low-Power Implementation of High-Speed Logic Gates
Authors: Wu, Tsung-Yi;Lu, Liang-Ying
Contributors: 電子工程學系
Keywords: Dual value logic;Leakage current;Pass-transistor logic gate;Standard cell;Transmission gate
Date: 2009
Issue Date: 2012-09-10T02:49:09Z
Publisher: Oxford University Press
Abstract: In this paper, we propose novel transmission-gate-based (TG-based) AND gates, TG-based OR gates, and pass-transistor logic gates that have new structures and have lower transistor counts than those proposed by other authors. All our proposed gates operate in full swing and have less leakage currents and shorter delays than conventional CMOS gates. Compared with the conventional 65 nm CMOS gates, our proposed 65 nm gates in this paper can improve leakage currents, dynamic power consumption, and propagation delays by averages of 42.4%, 8.1%, and 13.5%, respectively. Logic synthesizers can use them to facilitate power reduction. The experimental results show that a commercial power optimization tool can further reduce the leakage current and dynamic power up to 39.85% and 18.69%, respectively, when the standard cell library used by the tool contains our proposed gates.
Relation: IEICE Transactions on Electronics, E92-C(4): 401-408
Appears in Collections:[電子工程學系] 期刊論文

Files in This Item:

File SizeFormat
2050300610002.pdf25KbAdobe PDF489View/Open

All items in NCUEIR are protected by copyright, with all rights reserved.


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback