資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/14019
|
| 題名: | Combined Use of Rising and Falling Edge Triggered Clocks for Peak Current Reduction in IP-Based SoC/NoC Designs |
| 作者: | Wu, Tsung-Yi;Kao, Tzi-Wei;Lin, How-Rern |
| 貢獻者: | 電子工程學系 |
| 關鍵詞: | Clock scheme;Globally asynchronous locally synchronous;IR drop;Network-on-Chip |
| 日期: | 2010-12
|
| 上傳時間: | 2012-09-10T02:49:23Z
|
| 出版者: | Oxford University Press |
| 摘要: | In a typical SoC (System-on-Chip) design, a huge peak current often occurs near the time of an active clock edge because of aggregate switching of a large number of transistors. The number of aggregate switching transistors can be lessened if the SoC design can use a clock scheme of mixed rising and falling triggering edges rather than one of pure rising (falling) triggering edges. In this paper, we propose a clock-triggering-edge assignment technique and algorithms that can assign either a rising triggering edge or a falling triggering edge to each clock of each IP core of a given IP-based SoC/NoC (Network-on-Chip) design. The goal of the algorithms is to reduce the peak current of the design. Our proposed technique has been implemented as a software system. The system can use an LP technique to find an optimal or suboptimal solution within several seconds. The system also can use an ILP technique to find an optimal solution, but the ILP technique is not suitable to be used to solve a complex design. Experimental results show that our algorithms can reduce peak currents up to 56.3%. |
| 關聯: | IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, E93-A(12): 2581-2589 |
| 顯示於類別: | [電子工程學系] 期刊論文
|
文件中的檔案:
| 檔案 |
大小 | 格式 | 瀏覽次數 |
|---|
| 2050300610003.pdf | 25Kb | Adobe PDF | 593 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|
