English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6469/11641
Visitors : 19784234      Online Users : 257
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/14024

Title: A Fast Probability-Based Algorithm for Leakage Current Reduction Considering Controller Cost
Authors: Wu, Tsung-Yi;Tzeng, Jr-Luen;Chen, Kuang-Yao
Contributors: 電子工程學系
Date: 2007-01
Issue Date: 2012-09-10T02:55:47Z
Publisher: Institute of Electrical and Electronics Engineers
Abstract: Because the leakage current of a digital circuit depends on the states of its logic gates, assigning a minimum leakage vector (MLV) to the primary inputs and the flip-flops' output pins of the circuit that operates in the sleep mode is a feasible technique for leakage current reduction. In this paper, we propose a novel probability-based algorithm and technique that can rapidly find an MLV. Unlike most traditional techniques that ignore the leakage current overhead of the newborn MLV controller, our technique can take this overhead into account. Ignoring this overhead during solution exploration may bring a side effect that is misrecognizing a non-optimum solution as an optimum one. Experimental results show that our algorithm can reduce the leakage current up to 48% and can find the optimum solutions on 22 out of 26 small MCNC benchmark circuits.
Relation: ASP-DAC 2007 - Asia and South Pacific Design Automation Conference 2007, Yokohama, January 23-27, 2007: 672-677
Appears in Collections:[電子工程學系] 會議論文

Files in This Item:

File SizeFormat
index.html0KbHTML461View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback