National Changhua University of Education Institutional Repository : Item 987654321/14025

English | 正體中文 | 简体中文 | Items with full text/Total items : 6507/11669
Visitors : 30045154 Online Users : 573

RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.

Scope Adv. Search

Login ‧ Upload ‧ Help ‧ About ‧ Administer

NCUEIR > College of Engineering > eedept > Proceedings > Item 987654321/14025

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/14025

Title:	IR Drop Reduction Via a Flip-Flop Resynthesis Technique
Authors:	Wu, Jiun-Kuan;Wu, Tsung-Yi;Lu, Liang-Ying;Chen, Kuang-Yao
Contributors:	電子工程學系
Date:	2008-03
Issue Date:	2012-09-10T02:55:51Z
Publisher:	Institute of Electrical and Electronics Engineers
Abstract:	Clock skew scheduling for peak current reduction is a conventional technique for solving IR-drop problem in physical design stage. In this paper, we propose two kinds of long delay flip-flops and a heuristic algorithm that is used to resynthesize flip-flops of a circuit. Because the switching times of flip-flops in the resynthesized circuit are staggered, the IR drop effect can be reduced. Unlike clock skew scheduling, our technique not only can be used in physical design stage but also in logic design stage. The other advantages of our technique over the clock skew optimization technique are that our technique has less area overhead and has more opportunities to find a better result.
Relation:	9th International Symposium on Quality Electronic Design, ISQED 2008, San Jose, CA, March 17-19, 2008: 78-83
Appears in Collections:	[eedept] Proceedings

Files in This Item:

File	Size	Format
index.html	0Kb	HTML	595	View/Open