National Changhua University of Education Institutional Repository : Item 987654321/14029

English | 正體中文 | 简体中文 | Items with full text/Total items : 6507/11669
Visitors : 30026719 Online Users : 623

RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.

Scope Adv. Search

Login ‧ Upload ‧ Help ‧ About ‧ Administer

NCUEIR > College of Engineering > eedept > Proceedings > Item 987654321/14029

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/14029

Title:	Combined Use of Rising and Falling Edge Triggered Clocks for Peak Current Reduction in IP-Based SoC Designs
Authors:	Wu, Tsung-Yi;Kao, Tzi-Wei;Huang, Shi-Yi;Li, Tai-Lun;Lin, How-Rern
Contributors:	電子工程學系
Date:	2010-01
Issue Date:	2012-09-10T02:56:04Z
Publisher:	IEEE
Abstract:	In a typical synchronous SoC design, a huge peak current often occurs near the time of an active clock edge because of aggregate switching of a large number of transistors. The number of aggregate switching transistors can be lessened if the SoC design can use a clock scheme of mixed rising and falling triggering edges rather than one of pure rising (falling) triggering edges. In this paper, we propose a clock-triggeringedge assignment technique and algorithms that can assign either a rising triggering edge or a falling triggering edge to each clock of each IP core or block of a given IP-based SoC design. The goal of the algorithms is to reduce the peak current of the design. Experimental results show that our algorithms can reduce peak currents up to 56.3%.
Relation:	2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010, Taipei, January 18-21, 2010: 444-449
Appears in Collections:	[eedept] Proceedings

Files in This Item:

File	Size	Format
index.html	0Kb	HTML	593	View/Open