English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6507/11669
造訪人次 : 29950051      線上人數 : 534
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋
瀏覽

依類別瀏覽
期刊論文 [130/160]
國科會計畫 [29/33]
專書 [6/9]
會議論文 [91/240]
其他研究報告 [0/34]

最近上傳

前瞻晶片系統設計人才培育先導型計畫—「97年度前瞻課程發展計畫」—「可...
VLSI教改推課計畫
VLSI教改推課計畫
系統晶片之低功耗測試與設計整合技術研究
VLSI教育改革計畫之快速雛型設計與VLSI設計
創思設計應用於全國單晶片微控制器設計比賽
低電壓掃描法應用於低功率測試之研究
以FPGA設計實現簡易縮小指令集處理器矽智產之設計研究
多重目的電路分割之分析與研究
VLSI教育改革計畫之快速雛型設計與單晶片應用之整合研究

上傳排行

資料載入中.....

下載排行

資料載入中.....

RSS Feed RSS Feed

簡介：電子工程學系


跳至: [中文]   [數字0-9]   [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
請輸入前幾個字:   

顯示項目326-350 / 476. (共20頁)
<< < 9 10 11 12 13 14 15 16 17 18 > >>
每頁顯示[10|25|50]項目

日期題名作者
2006-12 Study of a circularly polarized microstrip antenna with a pyramidal-horn ground plane Huang, Shih-Keng; Su, Che-Wei; Lee, Ching-Her; Liu, Yung-Tao
2005-12 Study of broadband CP patch antenna with its ground plane having an elevated portion Tzeng, Yu-Bo; Su, Che-Wei; Lee, Ching-Her
1996 The study of Microstrip Patch Antennas Fed by Waveguides 何明華; 許崇宜; 劉智群; 林螢光
1994-03 A Superscalar Micro-architecture Supporting Aggressive Instruction Scheduling Chang, Meng-chou; Lai, Feipei
2006-04 A Supply-Gating Scheme for Both Data-Retention and Spike-Reduction in Power Management and Test Scheduling Huang, Tsung-Chu; Tzeng, Jing-Chi; Chao, Yuan-Wei; Chen, Ji-Jan; Liu, Wei-Ting; Lee, Kuen-Jong
2010-12 The Suspended Stripline BPF of Cross Coupling Design Using Quasi-Lumped Approach Chen, Po-Fan; Ho, Min-Hua; Hong, Wanchu
2004-08 A Switchable RHCP/LHCP Slot-Ring Antenna Ho, Min-Hua; Wu, Ming-Ting; Hsu, Chung-I G.; Sze, Jia-Yi
2009-09 Symmetric/Asymmetrical SIRs Dual-Band BPF Design for WLAN Applications Ho, Min-Hua; Ho, Hao-Hung; Chen, Mingchih
2006-11 A Tapered CPW-Fed UWB Disc Antenna and the Embedded Meander Slot Band-Notch Design Ho, Min-Hua; Chen, Guan-Lin
2009 Three-Transistor DRAM-Based Content Addressable Memory Design for Reliability and Area Efficiency Hsu, Wei-Ning; Wu, Tsu-Hsin; Huang, Tsung-Chu
2001 A Token Scan Architecture for Low Power Testing Huang, Tsung-Chu; Lee, Kuen-Jong
2001-05 Token Scan Cell for Low Power Testing Huang, Tsung-Chu; Lee, Kuen-Jong
2008-06 Tri-band bandpass filter with sharp passband skirts designed using tri-section SIRs Hsu, Chung-I G.; Lee, Ching-Her; Hsieh, Yi-Huan
2007-06 Tri-band microstrip BPF design using tri-section SIRs Chen, Yu-Cheng; Hsieh, Yi-Huan; Lee, Ching-Her; Hsu, Chung-I G.
2006-08 A Tunable Bandpass Filter Using the Stepped Impedance Resonator with Harmonic Suppression Chen, Yu-Wei; Ho, Min-Hua; Rao, Zhen-Mao
2005-08 A Tunable Bandpass Filter Using the Stepped Impedance Resonator with Harmonic Suppression Chen, Yu-Wei; Ho, Min-Hua
2003-10 A tunable uniplannar band-pass filter circuit using a CPW-fed ACPS semi-ring structure Chuang, C.-C.; Ho, Min-Hua
2007-05 Two-Dimensional Modulation Code for Holographic Data Storage Systems Tarng, Jenn-Hwan; Tseng, Chien-Fu; Chen, Tung-Chou
2005-09 A Two-Stage Decoding Scheme for RS Coded Square-QAM Systems Chen, Tung-Chou; Wei, Che-Ho; Wei, Shyue-Win
2000-12 A Two-Stage Reed-Solomon Decoder for Coded 2m-QAM Systems Chen, Tung-Chou; Wei, Che-Ho; Wei, Shyue-Win
2007-11 UMTS Diplexer Design Using Combined Coplanar Waveguide and Microstrip Xu, Wei-Qin; Ho, Min-Hua
2007-01 UMTS Diplexer Design Using Dual-Mode Ring Resonators Ho, Min-Hua; Xu, Wei-Qin; Chen, Yu-Wei
2007-06 UMTS Diplexer Design Using Dual-Mode Stripline Ring Resonators Xu, W.-Q.; Ho, Min-Hua; Hsu, C.-I G.
2011-09 The UMTS Diplexer Design Using the Anti-Parallel Coupled Lines Loaded with a Stepped Impedance Resonator Ho, Min-Hua; Lin, Wei-Chen
2003-11 The Uniplanar Slotline-fed Slot-ring Dual-mode Bandpass Filter Using Hairpin-slot Coupling Ho, Min-Hua; Chuang, C.-C.

顯示項目326-350 / 476. (共20頁)
<< < 9 10 11 12 13 14 15 16 17 18 > >>
每頁顯示[10|25|50]項目

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋