National Changhua University of Education Institutional Repository : Item 987654321/16444

English | 正體中文 | 简体中文 | Items with full text/Total items : 6507/11669
Visitors : 29996920 Online Users : 350

RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.

Scope Adv. Search

Login ‧ Upload ‧ Help ‧ About ‧ Administer

NCUEIR > College of Engineering > eedept > Periodical Articles > Item 987654321/16444

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/16444

Title:	Hardware Implementation of a High-Speed (32, 24, 4) RS Decoder
Authors:	Chen, Tung-Chou;Tasi, Ming-Hsi
Contributors:	電子工程學系
Keywords:	Reed-Solomon codes;Step-by-step;Decoder;FPGA;High-speed
Date:	2007-12
Issue Date:	2013-05-06T03:50:24Z
Publisher:	中華大學工學院
Abstract:	Reed-Solomon (RS) code is one of the most frequently employed forward-error-correcting (FEC) codes in digital transmission and storage systems. A well-known decoding method, the step-by-step algorithm, can decode the RS code in a symbol-by-symbol manner with low latency delay. This method can directly determine whether the received code symbol is erroneous or not and immediately find the corresponding error value without requiring of finding the error location polynomial. Based on a modified step-by-step RS decoding algorithm, a high-speed pipelined (32, 24, 4) RS decoder is implemented for Gbits/sec data transmission.
Relation:	Chung Hua Journal of Science and Engineering, 5(4): 21-27
Appears in Collections:	[eedept] Periodical Articles

Files in This Item:

File	Size	Format
index.html	0Kb	HTML	578	View/Open