National Changhua University of Education Institutional Repository : Item 987654321/16444
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6507/11669
造访人次 : 30050431      在线人数 : 743
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/16444

题名: Hardware Implementation of a High-Speed (32, 24, 4) RS Decoder
作者: Chen, Tung-Chou;Tasi, Ming-Hsi
贡献者: 電子工程學系
关键词: Reed-Solomon codes;Step-by-step;Decoder;FPGA;High-speed
日期: 2007-12
上传时间: 2013-05-06T03:50:24Z
出版者: 中華大學工學院
摘要: Reed-Solomon (RS) code is one of the most frequently employed forward-error-correcting (FEC) codes in digital transmission and storage systems. A well-known decoding method, the step-by-step algorithm, can decode the RS code in a symbol-by-symbol manner with low latency delay. This method can directly determine whether the received code symbol is erroneous or not and immediately find the corresponding error value without requiring of finding the error location polynomial. Based on a modified step-by-step RS decoding algorithm, a high-speed pipelined (32, 24, 4) RS decoder is implemented for Gbits/sec data transmission.
關聯: Chung Hua Journal of Science and Engineering, 5(4): 21-27
显示于类别:[電子工程學系] 期刊論文

文件中的档案:

档案 大小格式浏览次数
index.html0KbHTML579检视/开启


在NCUEIR中所有的数据项都受到原著作权保护.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈