National Changhua University of Education Institutional Repository : Item 987654321/16448
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6507/11669
Visitors : 29731068      Online Users : 427
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister
NCUEIR > College of Engineering > eedept > NSC Projects >  Item 987654321/16448

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/16448

Title: 寬頻無線區域網路基頻傳收機之調變及編碼技術研究與實現
Investigation and Implementation of Modulation and Coding Techniques for Broadband WLAN Transceiver
Authors: 陳棟洲
Contributors: 電子工程學系
Keywords: wireless LAN;OFDM;Viterbi decoding;Soft-decision;Interleaving;Mapping;QAM;FPGA implementation
Date: 2003-08
Issue Date: 2013-05-06T03:50:54Z
Publisher: 行政院國家科學委員會
Abstract: 無線區域網路 IEEE 802.11a 系統是一個BICOFDM 系統(Bit Interleaved Coded OFDM system),利用旋積碼(convolutional codes)技術伴隨著位元交錯 (bit interleaving)來克服無線通道中之連續錯誤(burst errors),以提高系統之整體效能(performance)。並使用高階之子載波調變技術(16-QAM 和64-QAM)來增加資料傳輸率。在BICOFDM 系統中要對高階子載波調變信號作軟式解碼將會是件複雜的工作。本計畫便針對802.11a 系統之軟式解碼進行研究與探討,提出一配合軟式解對映之軟式解碼法則。也建立一802.11a 基頻傳收系統之MATLAB 模擬環境,並完成系統效能之模擬與分析。同時也完成802.11a 系統中之FEC 編碼器/解碼器、交錯器/解交錯器、子載波調變對映器/解對映器之FPGA 硬體實現。並探討軟式解碼之位元計值量化位元數對系統效能與硬體複雜度之影響。
WLAN 802.11a system is a bit interleaved coded OFDM (BICOFDM) system. The
convolutional codes are used along with bit interleaving to counter the effect of burst errors. And
the high-level subcarrier modulations (16-QAM and 64-QAM) are used to increase the
transmission rate. Because the interleaving is applied to the encoded bits before the multi-level
modulator, the soft-decision Viterbi decoding of the received multi-level modulated signal would
require joint demodulation and decoding and is therefore quite complex. In this project, the
soft-decision Viterbi decoding is investigated and a soft-decision rule for 802.11a system is
proposed. A MATLAB simulation environment of 802.11a baseband transceiver is completed
and is used to simulate the system performance. Finally, the FPGA implementation of
interleaver/deinterleaver, mapper/demapper, and FEC encoder/decoder in the transceiver is
performed and tested.
Relation: 國科會計畫, 計畫編號: NSC92-2213-E216-009; 研究期間: 92/08-93/07
Appears in Collections:[eedept] NSC Projects

Files in This Item:

File SizeFormat
index.html0KbHTML493View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback