資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/16469
|
| 題名: | A Step-by-Step RS Decoder for High-Speed Digital Transmission Systems
適用於高速數位傳輸系統之步階式里德-所羅門解碼器 |
| 作者: | Chen, Tung-Chou;Tasi, Ming-His |
| 貢獻者: | 電子工程學系 |
| 關鍵詞: | Reed-Solomon code;Step-by-step;Decoder;FPGA;High-speed |
| 日期: | 2007-05
|
| 上傳時間: | 2013-05-06T04:02:10Z
|
| 出版者: | 中國文化大學 |
| 摘要: | Reed-Solomon (RS) code is one of the most frequently employed forward-error-correcting (FEC) codes in digital transmission and storage systems. A well-known decoding method, the step-by-step algorithm, can decode the RS code in a symbol-by-symbol manner with low latency delay. This method can directly determine whether the received code symbol is erroneous or not and immediately find the corresponding error value without requiring of finding the error location polynomial. Based on a modified step-by-step RS decoding algorithm, a high-speed pipelined (32,24,4) RS decoder is implemented. According to the high-speed step-by-step RS decoding procedure, we use VDHL hardware design language to design the RS decoder. To speed up the operation, we adopt the pipeline structure and choose operators with cellular-array multiplier, systolic multiplier and systolic power-sum circuit. The decoder only requires the delay time of three gates for decoding each coded symbol. Therefore, this pipeline RS decoder can provide a high decoding speed of Gbits/sec order and can apply to the high-speed digital transmission systems. Finally, it is implemented by LYRTECH's TMS320C6713/VIRTEX-II Based SignalWAVe board. We used Simulink and Xilinx tools to complete the hardware implementation and software/hardware co-simulation of the high-speed step-by-step (32, 24, 4) RS decoder with LYRTECH's SignalWAVe board. |
| 關聯: | 5th Taipei International Digital Earth Symposium (TIDES 2007), : 27-36 |
| 顯示於類別: | [電子工程學系] 會議論文
|
文件中的檔案:
| 檔案 |
大小 | 格式 | 瀏覽次數 |
|---|
| 2050301316003.pdf | 34Kb | Adobe PDF | 492 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|
