National Changhua University of Education Institutional Repository : Item 987654321/1733

English | 正體中文 | 简体中文 | Items with full text/Total items : 6507/11669
Visitors : 29898321 Online Users : 277

RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.

Scope Adv. Search

Login ‧ Upload ‧ Help ‧ About ‧ Administer

NCUEIR > College of Engineering > Graduate Institute of Integrated Circuit Design > Periodical Articles > Item 987654321/1733

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/1733

Title:	A Low-Power Direct Digital Frequency Synthesiser
Authors:	Yi, S.-C.;Chen, J.-J.;Lin, C.-H.;Lee, K.-T.
Contributors:	積體電路設計研究所
Keywords:	Direct Digital Frequency Synthesiser (DDFS) Frequency Synthesiser Lookup Table ROM Digital Circuit Design
Date:	2008-01
Issue Date:	2010-11-12T07:20:28Z
Abstract:	We present a low-power sine-output Direct Digital Frequency Synthesizer (DDFS) realized in 0.18 μm CMOS that achieves 60 dBc spectral purity from DC to the Nyquist frequency. No ROM or multipliers are used, but an external DAC is required if an analog output is desired. Power consumption is 10 mW for a 100 MHz clock, which is significantly less than figures reported previously. System complexity is greatly reduced by using an efficient linear interpolation scheme to approximate a sinusoid function. This has resulted in silicon area utilization of 0.011 mm2. The design would be suitable as an IP core in a low power digital RF transceiver ASIC.
Relation:	International Journal of Electronics, 95(6), 2008:593-599(DOI: 10.1080/00207210802155776 )
Appears in Collections:	[Graduate Institute of Integrated Circuit Design] Periodical Articles

Files in This Item:

File	Size	Format
index.html	0Kb	HTML	1039	View/Open