National Changhua University of Education Institutional Repository : Item 987654321/1733
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6507/11669
造訪人次 : 29996682      線上人數 : 426
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋

請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/1733

題名: A Low-Power Direct Digital Frequency Synthesiser
作者: Yi, S.-C.;Chen, J.-J.;Lin, C.-H.;Lee, K.-T.
貢獻者: 積體電路設計研究所
關鍵詞: Direct Digital Frequency Synthesiser (DDFS)
Frequency Synthesiser
Lookup Table ROM
Digital Circuit Design
日期: 2008-01
上傳時間: 2010-11-12T07:20:28Z
摘要: We present a low-power sine-output Direct Digital Frequency Synthesizer (DDFS) realized in 0.18 μm CMOS that achieves 60 dBc spectral purity from DC to the Nyquist frequency. No ROM or multipliers are used, but an external DAC is required if an analog output is desired. Power consumption is 10 mW for a 100 MHz clock, which is significantly less than figures reported previously. System complexity is greatly reduced by using an efficient linear interpolation scheme to approximate a sinusoid function. This has resulted in silicon area utilization of 0.011
mm2. The design would be suitable as an IP core in a low power digital RF transceiver ASIC.
關聯: International Journal of Electronics, 95(6), 2008:593-599(DOI: 10.1080/00207210802155776
)
顯示於類別:[積體電路設計研究所] 期刊論文

文件中的檔案:

檔案 大小格式瀏覽次數
index.html0KbHTML1041檢視/開啟


在NCUEIR中所有的資料項目都受到原著作權保護.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋