National Changhua University of Education Institutional Repository : Item 987654321/1735
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6491/11663
Visitors : 24745818      Online Users : 47
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search

Please use this identifier to cite or link to this item:

Title: A Direct Digital Frequency Synthesizer Based on ROM Free Algorithm
Authors: Shu-Chung Yi
Contributors: 積體電路設計研究所
Keywords: Direct Digital Frequency Synthesizer (DDFS)
Numerically Controlled Oscillator (NCO)
Date: 2010-11
Issue Date: 2010-11-12T07:23:05Z
Abstract: An ROM free quadrature direct digital frequency synthesizer (DDFS) was proposed in this paper .The proposed DDFS mainly consists of two adders and two multipliers to generate quadrature outputs. The proposed DDFS was implemented in both cell-base library and ALTERA Stratix EP1S40F780C5 FPGA board for verification.
The spurious-free dynamic range (SFDR) measured from FPGA board is about 84 dBc on average. The TSMC 0:18 mm Technology is adopted in the cell-based library implementation .The simulated power Efficiency is 0.041 mW/MHz averaged for 0:18 mm technology.The gate count is about 5384 calculated using the design compiler.The maximum clock frequency can reach to 225 MHz.
Relation: AEU - International Journal of Electronics and Communications, 64(11), 2010:1068-1072(DOI:10.1016/j.aeue.2009.08.006)
Appears in Collections:[Graduate Institute of Integrated Circuit Design] Periodical Articles

Files in This Item:

File SizeFormat

All items in NCUEIR are protected by copyright, with all rights reserved.


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback