National Changhua University of Education Institutional Repository : Item 987654321/1735
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6491/11663
造访人次 : 24745842      在线人数 : 48
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻


题名: A Direct Digital Frequency Synthesizer Based on ROM Free Algorithm
作者: Shu-Chung Yi
贡献者: 積體電路設計研究所
关键词: Direct Digital Frequency Synthesizer (DDFS)
Numerically Controlled Oscillator (NCO)
日期: 2010-11
上传时间: 2010-11-12T07:23:05Z
摘要: An ROM free quadrature direct digital frequency synthesizer (DDFS) was proposed in this paper .The proposed DDFS mainly consists of two adders and two multipliers to generate quadrature outputs. The proposed DDFS was implemented in both cell-base library and ALTERA Stratix EP1S40F780C5 FPGA board for verification.
The spurious-free dynamic range (SFDR) measured from FPGA board is about 84 dBc on average. The TSMC 0:18 mm Technology is adopted in the cell-based library implementation .The simulated power Efficiency is 0.041 mW/MHz averaged for 0:18 mm technology.The gate count is about 5384 calculated using the design compiler.The maximum clock frequency can reach to 225 MHz.
關聯: AEU - International Journal of Electronics and Communications, 64(11), 2010:1068-1072(DOI:10.1016/j.aeue.2009.08.006)
显示于类别:[積體電路設計研究所] 期刊論文


档案 大小格式浏览次数



DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈