National Changhua University of Education Institutional Repository : Item 987654321/1735
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6507/11669
造訪人次 : 29932022      線上人數 : 425
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋

請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/1735

題名: A Direct Digital Frequency Synthesizer Based on ROM Free Algorithm
作者: Shu-Chung Yi
貢獻者: 積體電路設計研究所
關鍵詞: Direct Digital Frequency Synthesizer (DDFS)
DDS
Numerically Controlled Oscillator (NCO)
日期: 2010-11
上傳時間: 2010-11-12T07:23:05Z
摘要: An ROM free quadrature direct digital frequency synthesizer (DDFS) was proposed in this paper .The proposed DDFS mainly consists of two adders and two multipliers to generate quadrature outputs. The proposed DDFS was implemented in both cell-base library and ALTERA Stratix EP1S40F780C5 FPGA board for verification.
The spurious-free dynamic range (SFDR) measured from FPGA board is about 84 dBc on average. The TSMC 0:18 mm Technology is adopted in the cell-based library implementation .The simulated power Efficiency is 0.041 mW/MHz averaged for 0:18 mm technology.The gate count is about 5384 calculated using the design compiler.The maximum clock frequency can reach to 225 MHz.
關聯: AEU - International Journal of Electronics and Communications, 64(11), 2010:1068-1072(DOI:10.1016/j.aeue.2009.08.006)
顯示於類別:[積體電路設計研究所] 期刊論文

文件中的檔案:

檔案 大小格式瀏覽次數
index.html0KbHTML1302檢視/開啟


在NCUEIR中所有的資料項目都受到原著作權保護.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋