English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6507/11669
造訪人次 : 30018415      線上人數 : 400
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋

請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/17784

題名: Bias-Dependent Charge Accumulation in Pentacene-based Thin-Film Transistors
作者: Lin, Chi-Feng;Chuang, Kai-Hsiang;Chen, Yet-Min;Lee, Jiun-Haw;Huang, Jian-Jang;Wang, Yu-Wu
貢獻者: 光電科技研究所
關鍵詞: Organic thin-film transistor;Mobility;Carrier transport
日期: 2006
上傳時間: 2013-12-30T09:46:41Z
出版者: International Society for Optical Engineering
摘要: In this paper, we have demonstrated the current increase with repeated measurements of Id-Vds curves with different Vg values which results from the non-uniform carrier accumulation in the channel region of a pentacene-based thin film transistor (TFT). The mobility of our device reaches 0.07 cm2/Vs even the substrate was not heated during pentacene deposition. Besides, the devices show good air-stable properties. The magnitude of Id decreased less than 30% after exposure in air for 2 weeks. By repeating the Id-Vds measurements from 0 to -50 V with the Vg values of 0, -10, -20, -30, -40, and -50 V for 10 minutes, we observed a four times current increase from -0.75 to -2.8 μA at Vg= -50V and Vds=-50V. The current increase comes from the holes accumulation near the drain. When the source and drain were exchanged, the current decreases to the 0.08 μA. After another 10 minutes operation, the current will recover back to the original values. Such a process is reversible and shows the potential of the memory device base on this pentacene transistor.
關聯: Proceedings of SPIE, 6336: 63361F1-6
顯示於類別:[光電科技研究所] 會議論文

文件中的檔案:

檔案 大小格式瀏覽次數
2020600616003.pdf68KbAdobe PDF398檢視/開啟


在NCUEIR中所有的資料項目都受到原著作權保護.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋