資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/19083
|
| 題名: | Reduction of Power Consumption in Scan-based Circuits During Test Application by an Input Control Technique |
| 作者: | Huang, Tsung-Chu;Lee, Kuen-Jong |
| 貢獻者: | 電子工程學系 |
| 關鍵詞: | ATPG;Full-scan;Low-power testing;Power minimization;VLSI testing |
| 日期: | 2001-07
|
| 上傳時間: | 2014-10-27T08:06:19Z
|
| 出版者: | IEEE |
| 摘要: | This paper proposes a novel technique to minimize the switching activity of full-scan circuits during test application time. The basic idea is to identify an input control pattern (CP) for a full-scan circuit such that by applying the pattern to the primary inputs of the circuit during the scan operation, the switching activity in the combinational part can be reduced or even eliminated. A D-algorithm-like CP generator is developed to generate the CP. This input control technique can be utilized together with the existing vector ordering or latch ordering techniques. Experimental results show that the vector ordering and the latch ordering techniques can achieve 22.37% of average improvement by redoing the experiments in previous work using our test sets, while 34.23% average improvement can be achieved if the input control technique is employed after the latch ordering and vector ordering techniques. |
| 關聯: | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(7): 911-917 |
| 顯示於類別: | [電子工程學系] 期刊論文
|
文件中的檔案:
| 檔案 |
大小 | 格式 | 瀏覽次數 |
|---|
| index.html | 0Kb | HTML | 525 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|
