National Changhua University of Education Institutional Repository : Item 987654321/19083
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6507/11669
造访人次 : 29714650      在线人数 : 381
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/19083

题名: Reduction of Power Consumption in Scan-based Circuits During Test Application by an Input Control Technique
作者: Huang, Tsung-Chu;Lee, Kuen-Jong
贡献者: 電子工程學系 
关键词: ATPG;Full-scan;Low-power testing;Power minimization;VLSI testing
日期: 2001-07
上传时间: 2014-10-27T08:06:19Z
出版者: IEEE
摘要: This paper proposes a novel technique to minimize the switching activity of full-scan circuits during test application time. The basic idea is to identify an input control pattern (CP) for a full-scan circuit such that by applying the pattern to the primary inputs of the circuit during the scan operation, the switching activity in the combinational part can be reduced or even eliminated. A D-algorithm-like CP generator is developed to generate the CP. This input control technique can be utilized together with the existing vector ordering or latch ordering techniques. Experimental results show that the vector ordering and the latch ordering techniques can achieve 22.37% of average improvement by redoing the experiments in previous work using our test sets, while 34.23% average improvement can be achieved if the input control technique is employed after the latch ordering and vector ordering techniques.
關聯: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(7): 911-917
显示于类别:[電子工程學系] 期刊論文

文件中的档案:

档案 大小格式浏览次数
index.html0KbHTML520检视/开启


在NCUEIR中所有的数据项都受到原著作权保护.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈