National Changhua University of Education Institutional Repository : Item 987654321/19100
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6491/11663
造訪人次 : 24625313      線上人數 : 62
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋


題名: Combination of Automatic Test Pattern Generation and Built-in Intermediate Voltage Sensing for Detecting CMOS Bridging Faults
作者: Lee, Kuen-Jong;Tang, Jing-Jou;Huang, Tsung-Chu;Tsai, Cheng-Liang
貢獻者: 電子工程學系
日期: 1996
上傳時間: 2014-10-27T08:08:00Z
摘要: This paper presents the BIFEST, an ATPG system that combines the conventional ATPG process and the built-in intemediate voltage test technique to deal with CMOS bridging faults. A PODEM-like, PPSFP-based ATPG process that can effectively and efficiently model the bridging fault effects is developed to process those faults that are conventionally logic-testable. The remaining faults are then dealt with by special circuits called built-in intermediate voltage sensors. By this methodology almost the same fault coverage as that employing IDDQ testing can be achieved with only logic monitoring required.
關聯: Proceedings of the 1996 5th Asian Test Symposium, ATS'96, : 100-105
顯示於類別:[電子工程學系] 會議論文


檔案 大小格式瀏覽次數



DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋