National Changhua University of Education Institutional Repository : Item 987654321/19104
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6507/11669
造访人次 : 30697358      在线人数 : 254
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻


题名: Peak-power Reduction for Multiple-scan Circuits During Test Application
作者: Lee, Kuen-Jong;Huang, Tsung-Chu;Chen, Jih-Jeen
贡献者: 電子工程學系
日期: 2000
上传时间: 2014-10-27T08:08:05Z
摘要: This paper proposes a novel method to reduce the peak power of multiple scan chain based circuits during testing. The peak periodicity and the peak width of the power waveforms for scan-based circuits are analyzed. An interleaving scan architecture based on adding delay buffers among the scan chains is proposed which can significantly reduce the peak power. This method can be efficiently employed in a recently proposed broadcast multiple scan architecture due to the sharing of scan patterns. The effects of the interleaving scan technique applied to the conventional multiple scan and the broadcast multiple scan with 10 scan chains are investigated. The improvement percentage can be up to 50% when the data output of a scan cell is affected by the scan path during scan. When the data output is disabled during scan, 76% of peak-power reduction can be achieved.
關聯: Proceedings of the 9th Asian Test Symposium (ATS 2000), : 453-458
显示于类别:[電子工程學系] 會議論文


档案 大小格式浏览次数



DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈