資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/19105
|
| 題名: | A Token Scan Architecture for Low Power Testing |
| 作者: | Huang, Tsung-Chu;Lee, Kuen-Jong |
| 貢獻者: | 電子工程學系 |
| 日期: | 2001
|
| 上傳時間: | 2014-10-27T08:08:06Z
|
| 摘要: | This paper presents a novel scan architecture for low-power testing, which employs the techniques of multiphase clocking, token ring, and clockgating. When the multiphase clocking technique is directly employed to a scan chain, inter-phase skews and large routing area will be the problems. We develop a token scan cell design to address these problems. To reduce the power dissipation due to the clock and scan-in data trees, we propose a novel clockgating technique that takes the advantage of the regularity and periodicity of the token scan chain. Combining the three techniques, the token scan architecture can efficiently reduce the data transitions in the scan circuits as well as the switching activity in both the clock and the scan-in data trees. From experiments, more than 95% of power reduction can be achieved for most circuits with long scan chains. |
| 關聯: | 2001 IEEE International Test Conference, : 660-669 |
| 顯示於類別: | [電子工程學系] 會議論文
|
文件中的檔案:
| 檔案 |
大小 | 格式 | 瀏覽次數 |
|---|
| index.html | 0Kb | HTML | 457 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|
