English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6507/11669
Visitors : 29903000      Online Users : 149
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/19106

Title: A Low-Power LFSR Architecture
Authors: Huang, Tsung-Chu;Lee, Kuen-Jong
Contributors: 電子工程學系
Date: 2001
Issue Date: 2014-10-27T08:08:07Z
Abstract: LFSRs are widely used in Built-In Self-Test (BIST) environment. A multiphase technique proposed to reduce the data transitions (DTs) in both the LFSR and the circuit under test has been found to have some limitations. This paper discusses the development of a low-power multiphase clock generator and the employment of static demultiplexers. It also proposes a hybrid design to reduce the power.
Relation: Proceedings of the 10th Asian Test Symposium, : 470
Appears in Collections:[電子工程學系] 會議論文

Files in This Item:

File SizeFormat

All items in NCUEIR are protected by copyright, with all rights reserved.


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback