English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6491/11663
Visitors : 24620948      Online Users : 51
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
Login ‧ Upload ‧ Help ‧ About ‧ Administer

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/19108

Title: Vector Control Technique and Sleep-Transistor Allocation for Supply-Gating Current Spike Reduction in Power Management
Authors: Tzeng, Jing-Chi;Huang, Tsung-Chu
Contributors: 電子工程學系
Date: 2005-11
Issue Date: 2014-10-27T08:08:09Z
Publisher: IEEE
Abstract: Power-gating is an effective approach for reducing both dynamic and static power dissipation in power management and test scheduling. This paper formulates the power-gating spike problem, derives a reduced power dissipation model as heuristics, proposes a vector control technique for post-gating circuits, and develops a sleep-transistor allocation scheme for power-on/off current spikes reduction of pre-gating systems. From experimental results, a justified controlling vector can reduce the on/off peak power up to 55%. For a pre-gating system, more than 83% of the power-gating spike can be reduced. From our preliminary simulations using HSPICE so far, this heuristics has been proved to reduce the supply-gating current spike
Relation: 2005 2nd International Conference on Mobile Technology, Applications and Systems
Appears in Collections:[電子工程學系] 會議論文

Files in This Item:

File SizeFormat
index.html0KbHTML336View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback