English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6480/11652
Visitors : 20126822      Online Users : 166
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/19109

Title: A Supply-Gating Scheme for Both Data-Retention and Spike-Reduction in Power Management and Test Scheduling
Authors: Huang, Tsung-Chu;Tzeng, Jing-Chi;Chao, Yuan-Wei;Chen, Ji-Jan;Liu, Wei-Ting;Lee, Kuen-Jong
Contributors: 電子工程學系
Date: 2006-04
Issue Date: 2014-10-27T08:08:10Z
Publisher: IEEE
Abstract: Power gating using sleep transistors is a trend for power management and test scheduling in the deep-submicron and even nanometer resolutions. This paper develops a sleep transistor allocation structure that can not only reduce the spike-time product with data retention but also balance the noise margins and timing in active mode. A switching activity based model is developed as a heuristics for sleep transistor clustering. Under the proposed model, the spike reduction can be up to 83% in average
Relation: 2006 International Symposium on VLSI Design, Automation and Test(VLSI-DAT), : 167-170
Appears in Collections:[電子工程學系] 會議論文

Files in This Item:

File SizeFormat
index.html0KbHTML321View/Open


All items in NCUEIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback