National Changhua University of Education Institutional Repository : Item 987654321/19109
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6507/11669
造訪人次 : 29934851      線上人數 : 501
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋

請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/19109

題名: A Supply-Gating Scheme for Both Data-Retention and Spike-Reduction in Power Management and Test Scheduling
作者: Huang, Tsung-Chu;Tzeng, Jing-Chi;Chao, Yuan-Wei;Chen, Ji-Jan;Liu, Wei-Ting;Lee, Kuen-Jong
貢獻者: 電子工程學系
日期: 2006-04
上傳時間: 2014-10-27T08:08:10Z
出版者: IEEE
摘要: Power gating using sleep transistors is a trend for power management and test scheduling in the deep-submicron and even nanometer resolutions. This paper develops a sleep transistor allocation structure that can not only reduce the spike-time product with data retention but also balance the noise margins and timing in active mode. A switching activity based model is developed as a heuristics for sleep transistor clustering. Under the proposed model, the spike reduction can be up to 83% in average
關聯: 2006 International Symposium on VLSI Design, Automation and Test(VLSI-DAT), : 167-170
顯示於類別:[電子工程學系] 會議論文

文件中的檔案:

檔案 大小格式瀏覽次數
index.html0KbHTML517檢視/開啟


在NCUEIR中所有的資料項目都受到原著作權保護.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋