English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6491/11663
Visitors : 24508951      Online Users : 70
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/19112

Title: Congruence Synchronous Mirror Delay
Authors: Huang, Tsung-Chu;Chang, Gau-Bin;Li, Ling
Contributors: 電子工程學系
Date: 2007-05
Issue Date: 2014-10-27T08:08:12Z
Publisher: IEEE
Abstract: Digital synchronous mirror delaylines can lock in only two cycles and make burst and sleep modes feasible for high-speed and low-power applications. Conventional digital synchronous mirror delay usually spends at least one delay line with a length comparable to the resolution. The area overhead becomes an issue in multiple-module circuits. The objective of this paper is thus to reduce the area overhead by folding the delayline. Simple corollaries from the congruence theorem are derived for function proves. Experimental results show that the proposed design can save more than 75% of area overhead for fixed skew compensation of hundreds of stages under acceptable phase errors.
Relation: IEEE International Symposium on Circuits and Systems (ISCAS 2007), : 2184-2187
Appears in Collections:[電子工程學系] 會議論文

Files in This Item:

File SizeFormat

All items in NCUEIR are protected by copyright, with all rights reserved.


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback