English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6507/11669
造訪人次 : 29618900      線上人數 : 278
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋

類別瀏覽

正在載入社群分類, 請稍候....

年代瀏覽

正在載入年代分類, 請稍候....

"Lin, How-Rern"的相關文件 

回到依作者瀏覽
依題名排序 依日期排序

顯示 5 項.

類別日期題名作者
[電子工程學系] 期刊論文 2010-12 Combined Use of Rising and Falling Edge Triggered Clocks for Peak Current Reduction in IP-Based SoC/NoC Designs Wu, Tsung-Yi; Kao, Tzi-Wei; Lin, How-Rern
[電子工程學系] 會議論文 2010-01 Combined Use of Rising and Falling Edge Triggered Clocks for Peak Current Reduction in IP-Based SoC Designs Wu, Tsung-Yi; Kao, Tzi-Wei; Huang, Shi-Yi; Li, Tai-Lun; Lin, How-Rern
[電子工程學系] 會議論文 2009-05 A VLSI Design with Built-in SRAM Arrays for Implementing Full Search Block Matching Algorithm Wu, Tsung-Yi; Chen, Kuang-Yao; Huang, Shi-Yi; Li, Tai-Lun; Lin, How-Rern
[電子工程學系] 會議論文 2009-05 A Peak Current and Power Pad Count Reduction Tool for System-Level IC Designers Wu, Tsung-Yi; Kao, Tzi-Wei; Huang, Shi-Yi; Li, Tai-Lun; Lin, How-Rern
[電子工程學系] 期刊論文 2009 A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates Lin, How-Rern; Chiu, Wei-Hao; Wu, Tsung-Yi

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋