National Changhua University of Education Institutional Repository : 作者相关文件
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6507/11669
造访人次 : 29950674      在线人数 : 531
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻

类别浏览

正在载入社群分类, 请稍候....

年代浏览

正在载入年代分类, 请稍候....

"Wei, Kai-Cheng"的相关文件  

回到依作者浏览
依题名排序 依日期排序

显示 9 项.

类别日期题名作者
[資訊工程學系] 會議論文 2011-04 A high current efficiency rail-to-rail buffer for low drop-out regulators with load regulation-enhanced Peng, Guang-Yu; Wei, Kai-Cheng
[資訊工程學系] 會議論文 2010-04 Using the charge recycling technique for low power PLA design Xiao, C.-T.; Wei, Kai-Cheng
[資訊工程學系] 會議論文 2008-08 An Efficient Algorithm for Obstacle-Avoiding Rectilinear Steiner Tree Construction Lin, Chih-Hung; Wei, Kai-Cheng
[資訊工程學系] 會議論文 2007-06 Encoding Bus for Low Power and Coupling Effects Minimization Lin, H. W.; Wei, Kai-Cheng
[資訊工程學系] 會議論文 2007-03 Low Power Bus Encoding Technique Considering Coupling Effects Lin, H. W.; Wei, Kai-Cheng
[資訊工程學系] 期刊論文 1997-01 Low Test-Application Time Method for EEPLA testing Wei, Kai-Cheng; Liu, B. D.; Tang, J. J.
[資訊工程學系] 期刊論文 1994-07 An efficient Algorithm for Selecting Bipartite Row and Column Folding of Programmable Logic Arrays Liu, B. D.; Wei, Kai-Cheng
[資訊工程學系] 期刊論文 1994 Combining the Folding and Testing for Programmable Logic Arrays Wei, Kai-Cheng; Liu, B. D.
[資訊工程學系] 期刊論文 1994 Low Overhead Design for Programmable Logic Array with Testability Wei, Kai-Cheng; Sheu, J. J.; Liu, B. D.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈